Converts SystemVerilog code to Verilog-2005 compatible format
SystemVerilog to Verilog conversion
sv2v
$ sv2v input.sv -o output.v
$ sv2v file1.sv file2.sv > combined.v
$ sv2v --std=2017 design.sv -o design_converted.v