Code generation tool for control and status registers
rggen
$ rggen -c config.yml -o output_dir/
$ rggen -c registers.yml --systemverilog -o rtl/
$ rggen -c registers.yml --c-header -o include/