icarus-verilog

Verilog simulation and synthesis tool for digital circuit design

brewmacoslinux

Try with needOr install directly

About

Verilog simulation and synthesis tool

iverilogvvp

Compile a Verilog file to generate an executable simulation$ iverilog -o simulation design.v testbench.v

Run the compiled simulation and display output$ vvp simulation

Compile with specific output format and generate VCD waveform file$ iverilog -o sim design.v testbench.v && vvp sim -vcd output.vcd